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High accuracy computation with linear analog
optical systems: a critical study
Demetri Psaltis and Ravindra A. Athale
High accuracy optical processors based on the algorithm of digital multiplication by analog convolution
(DMAC) are studied for ultimate performance limitations. Variations of optical processors that perform
high accuracy vector-vector inner products are studied in abstract and with specific examples. It is
concluded that the use of linear analog optical processors in performing digital computations with DMAC
leads to impractical requirements for the accuracy of analog optical systems and the complexity of post-
processing electronics.
1. Introduction
Analog optical processors can be used in a variety of
ways to implement linear transformations and filter-
ing useful in signal processing problems with very high
throughput requirements. Among the unique fea-
tures of optics exploited in such processors are (1) 1-D
or 2-D parallelism, (2) ease of performing complex
multiplication and addition, and (3) global and arbi-
trary communication between the parallel channels of
computation. The most notable successes of analog
optical processing have been synthetic aperture radar
processing,1 acoustooptic processors for rf spectrum
analysis,2 and correlations.3 One of the most impor-
tant performance parameters of these systems is the
linear dynamic range defined as the ratio of the highest
allowable input signal level where nonlinear distor-
tions appear to the lowest input signal level that pro-
duces an output signal (e.g., the correlation peak or the
spectrum) equal to the random noise at the output due
to detector dark current, scattered light, etc. The use
of heterodyning techniques in output detection has led
to optical systems with 70 dB of linear dynamic range
in rf signal power.4
A traditional approach to improving computational
accuracy of any system is to represent measurable
quantities in a digital number system in which a single
large number is represented by an ordered n-tuple of
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small numbers [a - (a1,a2, ... an)]. The encoding and
decoding can be a complicated process determined by
the particular number system used. The most popu-
lar digital representations are the binary and decimal
numbers systems, even though other systems such as
residue arithmetic have been used. Since in a digital
number system several small numbers are used to rep-
resent a large number, the dynamic range limitations
of the analog system can be overcome, and it becomes
possible to represent large numbers accurately. The
operations of multiplication and addition in the digital
number system also break down into several small size
calculations. The individual subcalculations, howev-
er, involve nonmonotonic nonlinearities and, in the
cases of binary or decimal systems, involve interaction
between adjacent digits in the form of carry propaga-
tion. Thus, in terms of optical processing, the use of
digital number representation involves more than a
simple trade-off between accuracy and parallelism
(and, therefore, speed). It introduces nonmonotonic
nonlinear operations, which are not easily implement-
ed with optics.
During the past decade several research projects
have been undertaken to develop nonlinear optical
components and systems to perform computation.
Optical logic is a growing field in which devices with
improved performance are being developed continu-
ously. The application of these logic devices to nu-
merical computation in binary number system, howev-
er, has seen only limited development. The residue
number system has also been investigated for optical
realization using integrated optical switches, diffrac-
tion gratings, and liquid crystal light values.5-8 More
recent developments have used holographic table look-
up processors with binary as well as residue number
systems9 and have proposed use of threshold logic
gates in implementing the truth tables for binary mul-
tiplication and addition.l
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When and if numerical optical processors that uti-
lize nonlinear optical devices will be practically useful
in the near future is a very important question, which is
not addressed in this paper. Instead we will investi-
gate another approach in which linear analog optical
systems are used to perform partial calculations and
produce an intermediate result that can be converted
to standard digital representation with appropriate
nonmonotonic nonlinear operations. This approach
has a long history, and the first reference to these
techniques is found in the ancient Indian scriptures of
the Vedas (2000 years old) as a shortcut to large
number multiplications." In more recent times,
Schwartzlander suggested it to the electronics commu-
nity as a "quasi serial multiplier," 12 and Whitehouse
and Speiser13 introduced it to the optical signal pro-
cessing community under the name of "digital multi-
plication by analog convolution" or DMAC for short.13
The first optical implementation was carried out by
Psaltis et al.,14 and schemes to incorporate it in optical
linear algebra processors were forwarded by Guil-
foyle15 and Collins et al.16 In the last four years nu-
merous modifications to the basic idea have been sug-
gested with different predicted performances.17-22 In
this paper we will examine in detail the trade-offs
involved in performing the digital calculations by lin-
ear analog optical systems. Section II contains a gen-
eral trade-off analysis for a generic system. Section
III contains several specific examples of high accuracy
optical processors with a common technology sub-
strate and a common throughput performance to fa-
cilitate the extraction of basic limitations that cannot
be changed by architectural ingenuity. Section IV
details the conclusions of this study and makes some
recommendations.
II. General Trade-Offs
We will consider the trade-offs associated with a
generic system designed to perform linear operations
on binary formatted data. The binary encoding of
data has three immediate consequences. The first is
an increase in the number of elementary operations
that need to be performed compared to an analog
implementation. Each sample is represented by sev-
eral bits, and we normally need to operate on each bit
several times to perform the desired calculation.
Thus, given the same system resources (space-band-
width product, temporal bandwidth, and dynamic
range), we end up performing fewer multiplications
and additions per second with the binary encoded data
and compared to the analog encoding. This loss in
processing speed is generally acceptable if it can be
traded off for improved accuracy. The work in apply-
ing the digital multiplication by analog convolution
(DMAG) algorithm to optical linear algebra processors
was motivated by exactly this hope.
Unfortunately, the decrease in computational
throughput is not the only consequence of the binary
encoding of data. Even though the requirement of
performing nonmonotonic nonlinear operations and
propagating carries can be postponed by using the
DMAC algorithm, it cannot be avoided entirely. This
task falls to the electronic postprocessor that has to
handle the signals coming out of the optical detector
array and convert them into standard binary number.
A trade-off analysis must incorporate the performance
requirements and complexity of the postprocessing
electronics for proper evaluation of the possible com-
parative advantages of the optical processor.
A third factor to be considered is the performance
required of the linear analog optical processor. Al-
though the input data are encoded in binary, the ab-
sence of quantizing and standardizing procedures
within the optical system implies that the optical sig-
nals at the output will have multiple levels. The num-
ber of levels that need to be resolved with low probabil-
ity of error will be governed by the number bits used in
the binary representation and the number of parallel
multiplications carried out by the optical processor.
Since these two quantities also determine the through-
put and accuracy of the processor, the dynamic range
and accuracy of the analog optical processor play a
crucial role in determining the ultimate performance.
A. Description of a Generic System
We will first examine the DMAC algorithm in detail.
Let f and g be two integers and f and gi be the binary
strings that represent the two numbers in a binary
number system. Therefore,
L-1 L-1
f=Efi2i; g=E gi2. (1)
i=o i=O
If the product of the two numbers is denoted by h,
(2L-2) (L-1)
h=f.g= E 2i E (fjgij). (2)
i=O j=O
This simple relationship provides us with the DMAC
algorithm for multiplying two binary numbers using a
linear optical system. The two binary strings are con-
volved with each other, and the final answer is ob-
tained by weighting each term of the convolution with
an exponential factor (2i) and summing over all terms.
We normally perform the convolution using an analog
optical system to obtain the coefficients of expansion
and skip direct evaluation of the summation over i in
Eq. (2) to avoid the explosion in dynamic range that
results from the exponential weights. We are thus
evaluating the nonbinary string hi which represents
the integer h.
L-1
hi = > fjgi-j
j=O
(3)
The analog string can be converted into a standard
binary string by using an analog-to-digital (A-D) con-
verter and then performing binary addition with ap-
propriate shifts of the binary strings corresponding to
hi. The block diagram of the system performing this
operation is shown in Fig. 1.
This idea can be generalized to allow implementa-
tion of any linear transformation where the basic arith-
metic operation involved is a sum of products. The
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Fig. 1. Block diagram of the DMAC multiples.
sum of two binary encoded numbers can be obtained
by simply adding without carries the equivalent bits
pairwise with an analog processor and then performing
the operation of A-D conversion and binary addition
with shifts that we described in connection with the
multiplication. Now we can merge these techniques of
digital multiplication and digital addition by linear
analog optical systems combined with a digital elec-
tronic postprocessor and perform the canonical opera-
tion of an inner product between two n-element col-
umn vectors f and g. The elements of the vector are
represented by binary strings. Therefore, fik and gik
correspond to the ith bits of the kth elements of vectors
f and g, respectively. The inner product between f
and g is a scalar h given by
N
h = fTg = fkk
k=1
N (2L-2) L-1
= E X 2i fJkg(i-J),k. (4)
k=1 i=O j=O
This equation can be rewritten by rearranging the
order in which the three summations are performed:
2L-2 N L-1 (
h = E 2i E E fjxk9(i-j),k 0-(5)
i=O j=1 IJ=o J
The term in the bracket is 2-D linear operation that is
implemented with an analog optical processor, and the
result is then digitized using the sequence of opera-
tions described earlier to produce the binary string
representing h while avoiding the explicit evaluation of
the exponential weights. Again the decomposition
suggested here is not unique. One could choose to add
fewer bits optically by digitizing after only one of the
summations or partial sums is performed. As we will
see shortly, the number of bits that are accumulated to
form each output sample is a crucial parameter that
directly affects the accuracy of the processor.
A schematic diagram of a generalized optical proces-
sor that performs linear operations using the DMAC
algorithm is shown in Fig. 2. The system has N,
parallel spatial channels at the input, and each channel
accepts binary bits at a rate B1. Each channel may
accept bits every clock cycle from a separate external
information source or from the adjacent channel. The
information in each channel is multiplied by M sepa-
rate bits in the optical processor. We call M the fan-
out factor since it is generally equal to the number of
output channels that are illuminated by light emitted
from each input channel. The system has N2 parallel
output channels each having temporal bandwidth B2.
The binary products that are optically formed are
N1 INPUT CHANNELS
B. INPUT BANDWIDTH
BINARY ' -
SIGNALS -
IN , 1 _
N2 OUTPUT CHANNELS
B2 OUTPUT BANDWIDTH
BINARY
SIGN ALS
OUT
OPTICAL
SYSTEM
Fig. 2. Schematic diagram of a generalized optical processor.
accumulated (added) at the output plane through ei-
ther spatial or temporal integration to form a linear
transformation of the binary input data. If NM > N2,
the system performs spatial integration since multiple
bit products are detected at the same spatial location.
If B, > B2, the system is time integrating. Both condi-
tions can hold simultaneously, in which case the linear
transformation is performed through a combination of
temporal and spatial integrations. The signal detect-
ed at each output channel is electronically converted to
the binary representation by the A-D converter and a
shift-and-add circuit.
Having defined these parameters we can character-
ize the performance of any specific architecture with-
out further knowledge of the details of the implemen-
tation. Thus we will be able to derive some guidelines
that are generally applicable. The number of bit mul-
tiplications that the processor performs per unit time
is equal to NBM. The number of bit multiplications
that are required to realize one multiplication between
two integers with DMAC is aL2, where a is a constant
between 1 and 4, depending on the efficiency of the
specific implementation, and L is the number of bits
that are used to represent each number. The process-
ing power P of the overall system is
P = N1B1M/aL
2 multiplications/s. (3)
Clearly, P is a number we wish to maximize. Also note
that Eq. (3) demonstrates the trade-off between accu-
racy and processing speed referred to earlier. The
number of analog-to-digital conversions that need to
be performed per unit time is
C = N 2 B2 A-D conversions/s. (4)
Again it is clear that C is a number we wish to minimize
to keep the complexity of the electronics at a mini-
mum. Unfortunately, P and C cannot be indepen-
dently chosen. To appreciate this fact, we define the
ratio
R = P/C = (\N 2BaL) multiplications/A-D conversion.
The ratio R increases monotonically as either P in-
creases or C decreases. Therefore, we want to make R
as large as possible. R provides a direct comparative
estimate of the optical implementation vs an all elec-
tronic implementation. If, for example, R were equal
to one, only one binary multiplication is being per-
formed by the optical system per A-D conversion.
Since it is about equally difficult to perform multipli-
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Table I. Design Parameter Common to all Architectures
Vector/matrix dimensions N = 32
Input accuracy M = 16 bits
Input accuracy (per element) B = 50 Mbits/s
Overall throughput C = 50 MOPS
Output accuracy 21-22 bits
cations and A-D conversions electronically, this would
be a strong indication that optics offers no advantage
in this case. To determine the maximum value for R
we consider the characteristics of the output stage of
the processor. The number of bits that are being
generated per unit time within the optical processor is
equal to (NBM). The number of samples that are
being transferred out of the optical processor per unit
time is N2B2 (= C). The ratio (NBM 1M)/(N2B2) is,
therefore, equal to the maximum number of bits that
are accumulated (through either spatial or temporal
integration) to form each output sample. Therefore,
this ratio cannot exceed the accuracy of the system
DR2, which is defined as the number of distinguishable
signal levels that can be produced reliably by the de-
tector and A-D converter. This gives us a very simple
upper bound for R:
R < DR2 /aL
2
. (6)
For example, if L = 10 and a = 1, we require the
number of distinguishable levels at the output to be at
least 100 for R to be equal to 1. It is important to note
that the output levels must be sufficiently well defined
so that the A-D converter can detect all of them with
very low probability of error. DR2 is much smaller
than what is conventionally called the detector dy-
namic range. We estimate that it would require very
sophisticated engineering to obtain DR2 = 100, and it
does not appear that DR2 = 1000 is practically feasible
in the foreseeable future.
The pessismistic result from the above discussion
regarding the viability of DMAC-based optical alge-
braic processors is based on the assertion that an ana-
log-to-digital conversion is approximately equally
costly as an electronically implemented binary multi-
plication. We can accept this without further qualifi-
cation if the two operations are performed at the same
speed and with the same number of bits. Through
some specific examples we will consider in the follow-
ing section, we will see that this is not always the case.
It is appropriate then to ask whether we can derive a
possible advantage by replacing fast digital multipliers
with a larger number of slower ADCs that perhaps also
have a smaller word length. The answer to this ques-
tion is a qualified no. The reason is that we can
generally find a digital implementation that also uses
more but slower multipliers that can solve the same
problem at the same overall processing rate. The
qualification is that in problems where the input bina-
ry data are available at a very high data rate, a time-
integrating optical processor can accept the input and
deliver it at slower rates to the ADCs. In this rather
specialized situation optics may help avoid the need
(a)
h
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SPATIAL LIGHT MODULATORS POINT DETECTOR
(SLM)
h=X fj gi
(b)
g~~~~
POINT MODULATOR -D SLM TIME-INTEGRATING
DETECTOR ARRAY
hi= g fi
Fig. 3. Schematic diagrams of optical systems for performing a
vector-vector inner product (a) and scalar-vector product (b). A
vector-matrix multiplication is performed by repeatedly performing
either operation.
for high speed multipliers. In general, however, there
is not a clear advantage in DMAC-based optical pro-
cessors over electronic systolic arrays, and thus we do
not expect these systems to have a broad significant
impact in signal processing.
Ill. Specific Examples
In this section we elaborate on the conclusions of the
previous section through specific examples. The par-
ticular linear operation chosen is a vector-matrix mul-
tiplication, since a large number of more complex oper-
ations can be decomposed in terms of this operation
and also since it is useful by itself. Acoustooptic Bragg
cells are selected as the active optical devices, since
they represent the most mature technology and since
most of the previous work in this area was also based on
this technology. The architectures to be considered
here handle all the elements of an input vector in
parallel and hence can be thought of as 1-D processors.
However, since each element is represented by several
bits, the optical system has to use the second spatial
dimension as well, thus physically giving a system that
is 2-D in nature. Table I shows the performance pa-
rameters common to all the architectures to be ana-
lyzed here. These values were chosen in view of the
current state-of-the-art in device technology. The
same computational throughput will be shown to re-
quire different levels of system performance for differ-
ent architectures.
The operation of vector-matrix multiplication can
be implemented on a 1-D processor using two different
strategies: (1) space-integrating architecture based
on a vector-vector inner product; (2) time-integrating
architecture based on a scalar-vector product. The
schematic diagrams of these two systems are shown in
Fig. 3. In the space-integrating architecture, the vec-
tor g and rows of the matrix F [i) is the ith row of F]
are input in parallel, while the output vector h is calcu-
lated sequentially one element at a time. In the time-
integrating architecture, on the other hand, the vector
g is entered sequentially, and columns of F [f(i) is the
jth column of F] are input in parallel, while the output
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Fig. 4. Two ways of performing digital multiplication via linear
analog optical systems: (a) space-integrating convolver; (b) time-
integrating convolver.
Fig. 5. Schematic diagram of a system employing a vector-vector
inner product with space-integrating convolution.
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Fig. 6. Schematic diagram of a system employing a scalar-vector
product with time-integrating convolution.
vector h is accumulated in parallel in the time-inte-
grating detector array.
The convolution operation needed to implement the
digital multiplication can similarly be performed using
space integration or time integration. The schematic
diagrams of these two systems are shown in Fig. 4. It
should be noted that one of the binary sequences has to
be reversed with respect to the other in the time-
integrating convolver.
The two choices each for the matrix operation and
the digital multiplication can be combined to produce
four architectures for high accuracy vector-matrix
multiplication. These are
(1) inner product/space-integrating convolution;
(2) scalar-vector product/time-integrating convo-
lution;
(3) inner product/time-integrating convolution;
(4) scalar-vector product/space-integrating convo-
lution.
Figures 5-8 depict these four processors. The mul-
titransducer acoustooptic Bragg cells shown in the fig-
ures are assumed to have thirty-two parallel channels
(the size of the vector) with a time-bandwidth product
of (2L - 1), where L is the number of bits (sixteen in
this case). The requirements for the active devices in
these four systems are widely different. Although all
the active devices need to be considered for a complete
system design, we will concentrate on the complexity
of the postprocessing electronics and the analog accu-
racy of the optical processor since we have already
established that this part of the processor is the most
crucial in determining the practicality of the system.
Table II contains a list of the relevant parameters for
all the processor architectures. In what follows, we
discuss each system briefly and explain the origin of
the parameter values obtained in each case.
(1) Inner product/space-integrating convolution:
In this architecture (Fig. 5) space integration is used
for the summation of the vector elements and for the
convolution. The output vector h is thus produced in
a bit as well as element sequentially fashion. Since
each analog bit of each element of h involves summa-
hi
9
BTS
IL~
I BITS r (REVERSE 
ORDER) T-1I
F(') DETECTOR
ARRAY
Fig. 7. Schematic diagram of a system employing a vector-vector
inner product with time-integrating convolution.
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Fig. 8. Schematic diagram of a system employing a scalar-vector
product with space-integrating convolution.
Table II. Parameters for Processor Architectures
Architectures I II III IV
No. of 1 1024 31 32
detectors/
A-D
Bandwidth 50 MHz 50 kHz 1.5 MHz 50 MHz
per channel
Accuracy 9 bits 9 bits 9 bits 4 bits
per channel
Additional Shift-add Shift-add Shift-add Shift-add
postpro- (32 bits) (32 bits) (32 bits) + accum-
cessing ulator
(32 bits)
tion over sixteen bits of the input vector element as
well as summation of thirty-two elements of the input
vector, the single detector and ADC will be required to
resolve 512 levels (or nine bits). A new bit is calculated
at the output for every clock cycle of the input device,
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and hence the detector and ADC bandwidth will be 50
MHz.
(2) Scalar-vector product/time-integrating convo-
lution: In this architecture (Fig. 6) time integration is
used for the vector-element summation and the convo-
lution. The output vector h is thus produced in a bit-
and element-parallel fashion at the end of the integra-
tion period. The number of levels to be resolved by
the individual detector element and the ADC associat-
ed with it still remains at 512, since that is totally
determined by the size of the problem and is indepen-
dent of the method (space or time integration) used to
produce the final answer. Since all the bits of all the
elements of the vector h are accumulated in parallel a
32 X 31 2-D time-integrating detector array is needed
in the output with an ADC associated with each detec-
tor element. The bandwidth per channel is now re-
duced to -50 kHz.
(3) Inner product/time-integrating convolution:
In this architecture, space integration is used for the
vector index summation, and time integration is used
for the convolution. The output vector h is thus pro-
duced in a bit parallel and element sequential fashion.
Each element of h is fully calculated (all bits accumu-
lated in parallel) after all the bits of a row of matrix are
input to the processor, i.e., after thirty-one clock cycles
of the input devices. The 1-D time-integrating detec-
tor array and associated ADC containing thirty-one
elements will now have a bandwidth of approximately
-1.6 MHz. The number of levels to be resolved still
remains at 512.
(4) Scalar-vector product/space-integrating convo-
lution: In this architecture, time integration is used
for the vector-index summation and space integration
for convolution. The output vector h is thus produced
in bit sequential and element parallel fashion. The
optical system is not utilized in performing the time
integration for the vector-index summation. That
task is delegated to thirty-two digital accumulators
(one for each element of the output vector h). Since
the output of one channel of the acoustooptic space-
integrating convolver corresponds to an analog bit
stream representing one element of the scalar-vector
product [gif(i)], it will have only sixteen resolvable lev-
els (4 bits). Hence the 1-D high bandwidth detector
array and associated A-D array will need to resolve
only sixteen levels. Since a new sample in the output
is produced for each new bit in the input, the band-
width per channel will be 50 MHz. A shift-and-add
circuit is needed behind each A-D converter to pro-
duce the time binary representation for each element
of the scalar-velocity product. The binary words re-
sulting from successive scalar-velocity products will
then be added in an accumulator array, which will have
to be 32 bits wide and operate at -1.6 MHz.
These four examples serve to illustrate the different
trade-offs among the bandwidth, number of channels,
and levels per channel associated with the postpro-
cessing electronics including the detectors. The prod-
uct of these three parameters is invariant among these
four architectures and equal to 2.56 X 1010 levels/s.
This is also equal to the total input data rate for the
processor (32-element vector, 16 bits/elements, 50-
MHz bit rate/channel), which is to be expected since
the vector-matrix multiplication is a linear transfor-
mation and does not involve any data reducing opera-
tions. The first three architectures demonstrate a
trade-off between the bandwidth and number of chan-
nels while leaving the number of levels produced per
channel constant. The fourth architecture reduces
the number of levels per channel at the expense of
increasing the number of channels and the bandwidth
per channel. Since the number of levels to be reliably
resolved by a detector is limited by the analog accuracy
of the optical processor, this may seem to provide the
best solution. A close examination reveals, however,
that this trade-off is only achieved by performing the
accumulation digitally, thus reducing the computation
performed by the optical system. Thus the last archi-
tecture, although most practical, will suffer when com-
pared with an all electronic architecture.
There are numerous other variations on these archi-
tectures for high accuracy optical processors that in-
volve using outer products for digital multiplications
or using systolic or engagement architectures for vec-
tor-matrix multiplications. They will affect the de-
vice requirements and data-flow characteristics of the
processor. But they will not change the overall picture
concerning the required sophistication for the postde-
tection electronics.
The conclusion of this study of four specific archi-
tectures is that the number of levels per second that
the optical processor needs to generate and the elec-
tronic postprocessor needs to handle is totally fixed by
the computational throughput of the system. Thus
the only way of achieving a very high throughput is to
have a very high performance electronic postprocessor
and a very high accuracy analog optical system. Both
of these requirements negate the basic goal of employ-
ing digital encoding to build a high-throughput, high-
accuracy optical processor that is far superior to an all-
electronic implementation. Another secondary
conclusion is that the only way of reducing the require-
ments on the analog accuracy of the optical system is to
reduce the amount of computations performed by it(multiplication without the summation).
IV. Conclusion
It is quite apparent from the previous discussion
that the use of linear analog optical processors in pro-
cessing digitally encoded data leads to unacceptable
requirements on the analog accuracy of the optical
system and on the complexity and performance of the
electronic postprocessor. As with other situations in
life, a difficult task that cannot be avoided all together
becomes progressively more difficult when it is post-
poned further. The nonmonotonic nonlinear opera-
tions are an integral part of processing digitally en-
coded data. The more operations one performs
without this step, the more difficult the nonlinear op-
erations become. On the other hand, if the electronic
nonlinear operation is performed frequently, the role
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Fig. 9. Space-integrating analog processor for performing vector-
matrix multiplication.
of optics diminishes compared to the electronics, put-
ting in question the reason for using optics at all!
It is sometimes suggested that the use of a base
larger than 2 for the fixed-radix digital number
representation will require fewer channels for repre-
senting a large number and hence will lead to a more
efficient optical processor. This will indeed be the
case if we are only interested in minimizing the space-
bandwidth requirement of the optical system to per-
form operations with given accuracy. As we saw in
previous sections, however, the number of levels that
need to be reliably produced by an optical system will
also have to be minimized for a practical system.
Therefore, the cost function will involve total levels
required to represent a number with a given accuracy
and can be chosen to be equal to (number of digits) X
(base-1). The minimum cost for a given accuracy has
been shown to occur for base = 3 and is only 5% below
the cost for base = 2.25 Therefore, it is apparent that
little will be achieved by going to a higher value for the
base.
It will be instructive to compare the throughput of a
purely analog optical system that uses the same tech-
nology as the four architectures described in Sec. III.
Figure 9 shows a space-integrating inner/product pro-
cessor built with thirty-two-channel point modulator
arrays and a high speed photodetector. If we assume
50-MHz analog bandwidth/channel and 9-bit accuracy
for the optical system, the computation throughput
will be 1.6 X 109 multiply adds/s at 9-bit accuracy.
The output of the detector can be used in further
stages of computation without additional postprocess-
ing electronics. This throughput is highly attractive,
especially when obtained with an optical processor
that could be very compact and require low power.
The linear analog optical processors thus seem best
suited for applications that do not demand high accu-
racy but put a premium on high computational
throughput in a small volume with low power con-
sumption.
The authors would like to thank R. C. Williamson of
Lincoln Laboratory for pointing out the central role of
the total number of levels produced by an optical sys-
tem and for numerous insightful comments.
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